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ABSTRACT: 
The objective of this paper is to 
implement a baseband OFDM transceiver 
on FPGA hardware. The design uses 8-
point SLT/ISLT (Slantlet/Inverse Slantlet) 
for the processing module with processing 
block of 8 inputs data wide. All modules 
are designed and implemented using 
VHDL programming language. Software 
tools used in this work includes Altera 
Quartus II 7.2 and ModelSim Altera 6.1g, 
to assist the design process and 
downloading process into FPGA board 
while Cyclone III board EP3C120F780C7 
is used to realize the designed module. 
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1. INTRODUCTION: 
Orthogonal Frequency Division 
Multiplexing (OFDM) is a multi-carrier 
modulation technique which divides the 
available spectrum into many carriers, by 
spacing the channels much closer together 
and making all carriers orthogonal to one 
another to prevent interference between 
the closely spaced carriers. The main 
advantage of OFDM is their robustness to 
channel fading in wireless environment 
[1]. One of the main disadvantages of 
(OFDM) is its high peak-to-average power 
ratio (PAPR). OFDM transmitters 
therefore require very linear output 
amplifiers with wide dynamic range, these 
are expensive and inefficient [2]. 
The other limitation of OFDM in 
many applications is that it is very 
sensitive to frequency errors caused by 
frequency differences between the local 
oscillators in the transmitter and receiver. 
In the mobile radio environment relative 
movement between transmitter and 
receiver causes Doppler frequency shifts. 
These random frequency errors in OFDM 
system distort  orthogonality between 
subcarriers and thus inter-carrier 
interference (ICI) occurs [1]. 
Polynomial cancellation coding 
(PCC) is a very efficient technique 
proposed recently, and provides several 
benefits for OFDM. An OFDM system 
with PCC is named polynomial 
cancellation coded OFDM (PCC-OFDM), 
which reduces intercarrier interference 
(ICI). Moreover, it reduces out-of-band 
power and ISI in OFDM system. Used in 
its simplest form, PCC achieved these 
advantages at the cost of bandwidth 
efficiency. The main idea of PCC is to 
map each complex number which is to be 
transmitted onto a group of subcarriers, 
with appropriate weightings, rather than to 
a single subcarrier [3].  
Recently, I. W. Selesnick has 
constructed the new  orthogonal     discrete  
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wavelet transform called the Slantlet 
(SLT), with two zero moments and with 
improved time localization. This transform 
method has played an important role in 
signal and image processing applications; 
it has been successfully applied in 
compression and denoising [4].  
In the next two sections, a brief 
description to PCC coding and Slantlet 
Transform used for OFDM system are 
presented. Then a detail description to 
FPGA implementation of Slantlet PCC-
OFDM system is also presented.  
 
2. POLINOMIAL CANCELLATION  
    CODING (PCC): 
PCC is a coding method for OFDM 
in which the information to be transmitted 
is modulated onto weighted groups of 
subcarriers rather than onto individual 
subcarriers [5]. Weighting are the 
coefficients of Binomial series [6]: 
 
e.g.: groups of two weighted (pair) 
subcarriers, m=2; 
      weightings are  +1 ,  -1. 
groups of three weighted subcarriers, m=3; 
   weightings are  +1 ,  
-2  ,  +1. 
Note that the sum of weightings is 
zero. The case study in this work is a 
group of pair subcarriers (i.e. M=2*n, 
where M is the number of PCC outputs 
and n is the number of PCC inputs), for 
normal OFDM M=n. The way in which 
PCC and DePCC mapping is calculating, 
illustrated using the following Eqs. [5,7]: 
For PCC mapping 
 
For DePCC mapping 
 
PCC-OFDM can be understood by 
considering the result of weighted pairs of 
subcarriers in the frequency domain and in 
the time domain. In OFDM, the spectrum 
of each subcarrier has a sin(x)/x form. 
Figure (1) shows how the weighting of a 
pair of subcarriers in PCC results in a 
canceling of the sidelobs and a very much 
faster overall spectral roll off. As a result, 
the overall power  spectrum of a PCC-
OFDM signal with mapping onto pairs of 
subcarriers falls off as 1/(N3f 4) compared 
with 1/(Nf 2) for standard OFDM [8]. 
 
 
 
 
 
 
 
 
 
Figure 1: PCC-OFDM in the frequency domain (spectra of subcarriers) [8]. 
         (a) One subcarrier.  
         (b)Two adjacent subcarriers, and 
                              (c) Sum of weighted pair of subcarriers. 
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Figure (2) shows the combination 
of the real components of two adjacent 
subcarriers with opposite weighting, 
noting the sinusoidal envelope. This 
results in most of the energy of a PCC-
OFDM symbol being concentrated in the 
center of the symbol period. This also 
means that PCC-OFDM is much less 
sensitive to ISI due to multipath 
transmission [8]. 
 
3. SLANTLET FILTERBANK: 
The Slantlet Transform (SLT) is an 
orthogonal Discrete Wavelet Transform 
(DWT) with two zero moments, improved 
time localization, and is based on 
designing different filters that are not 
product for each scale instead of using 
filterbank iteration [4]. 
In general, the algorithm to obtain 
the l-scale Slantlet filterbanks is, as 
follows: 
• The l -scale Slantlet has 2l 
filterbanks. The first filterbank is called 
the low pass filter (LPF), and its transfer 
function is hl(n). The adjacent to the 
LPF filterbank has transfer function 
fl(n). Both hl(n) and fl(n) are to be 
followed by down sampling of 2l. 
• The remaining 2l -2 filterbanks, there 
transfer functions are gi(n) and its 
shifted time reverse gi((2i+1-1)-n) for i= l 
-1, l -2,…,1. Each gi(n) and its shifted 
time reverse are to be followed by down 
sampling of 2i+1 for each value i.  
In the Slantlet filterbank, each gi(n) 
appears with its time reverse gi((2i+1-1)-n), 
while hl(n) does not appear with its time 
reverse, instead it always appears paired 
with the filter fl(n). The transfer functions 
hl(n), fl(n) and gi(n) for l-scale Slantlet are 
calculated using the following expressions 
and the parameters in Tables (1) and (2) 
[4]: 
         
 
 
  Figure (3) shows the third-scale 
Slantlet filterbanks and their transfer 
functions where l = 3 and i = 2,1. That is; 
third-scale Slantlet filterbanks has h3(n),
 
 
 
       
                     Figure 2: PCC-OFDM in the time domain [8]. 
(a)  One subcarrier. 
(b)  Next subcarriers with opposite polarity. 
(c)  Sum of pair of subcarriers. 
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         (a)                                                                                                 (b) 
                                  Figure 3: Three-scale Slantlet filterbank [4]. 
                                            (a) Transfer functions of Slantlet filterbanks. 
                                            (b) Slantlet filterbanks after z-transform. 
 
f3(n), g2(n) with its shifted time-reverse 
g2(7-n) each of these transfer functions 
followed by 8 down sampling,  and g1(n) 
with its shifted time-reverse g1(3-n) each 
followed by 4 down sampling.   
Using Eq. (4), (5), (6) and Tables (1), 
(2) to obtain the transfer functions h3(n), 
f3(n), g2(n) and g1(n), can be obtained as 
follows: 
 
 
 
 
 
4. SLANTLET  BASED  PCC-OFDM 
    SYSTEM: 
The SLT-based OFDM modulator 
and demodulator of the PCC-OFDM 
system are shown in Figure (4). PCC is to 
be added to the SLT-based OFDM system 
known as SLT based PCC-OFDM system 
and results in better performance to the 
system [9]. The block diagram of the 
Slantlet based PCC-OFDM system is 
depicted in Figure (5).  
The processes of the S/P converter, 
the signal demapper and the insertion of 
training sequence are the same as in the 
FFT-OFDM system. Also, the zeros will 
be added as in the FFT based case and for 
the same reasons. Then, the PCC mapping 
and the inverse Slantlet transform (ISLT) 
will be applied to the signal. After that, the 
P/S converter will convert the OFDM 
symbol to its serial version and will be 
sent through the channel. At the receiver, 
also assuming synchronization conditions 
are satisfied, first S/P converts the OFDM 
symbol to parallel version. Then, the SLT 
will be performed. The zero pads will be 
removed and the other operations of the 
channel estimation, channel compensation, 
PCC demapper, signal demapper and P/S 
will be performed in a similar manner to 
that of the FFT-based OFDM. 
 
5. FPGA IMPLEMENTATION OF SLT 
    BASED-OFDM     SYSTEM     WITH 
    SIMULATION RESULTS: 
 
h3(n) 8 
f3(n) 8 
g2(n) 8 
g2(7-n) 8 
g1(n) 4 
g1(3-n) 4 
H3(z) 8 
F3(z) 8 
G2(z) 8 
z-7G2(1/z) 8 
G1(z) 4 
z-3G1(1/z) 4 
Z-
  …(7) 
  …(8) 
  …(9) 
  …(10) 
  
5 
 
 
 
 
 
(a) 
 
 
 
 
(b) 
 
Figure 4: (a) SLT-based OFDM modulator.  
                         (b) SLT-based OFDM demodulator [9]. 
 
. 
 
Table 1: hl(n) and fl(n) parameters [4]. 
 
 
  
    
    
Table 2: gi(n) parameters [4]. 
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Figure 5: Slantlet based PCC-OFDM system [9]. 
 
The implementation of SLT based 
PCC-OFDM system consists of two parts; 
the transmitter and the receiver. Detailed 
descriptions of each part are presented in 
the next subsections:  
 
• The Transmitter Section: 
Seven main stages have been 
implemented in whole transmitter, named: 
S/P, SM, PCC, ZP, ISLT, P/S and LEDs 
display, are shown in Figure (6). In 
Quartus II, the transmitter structure has 
three main blocks labeled: SE2PA_T, 
Transsaf and seven_segment. Figure (7) 
shows the top-level design file for the 
implementation of the transmitter and pins 
location after successful compilation. 
Using QUARTUS II software 
package provided by Altera, VHDL design 
modules are written for each of block 
entities. At the top level of design, a 
schematic file is created to assign input 
and output pins as it looks like in the chip.  
Figure 6: Transmitter design flow. 
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Figure 7: Top-level design of the FPGA implemented transmitter. 
 
After the serial input data is 
converted to parallel ones, entered to the 
Transsaf Block that contains four 
components named: SM, SM2, PCC and 
Three_block. The first two components 
are the signal mapping (SM and SM2 
entities), SM entity converts each two 
adjacent bits into symbol ones (for 4QAM, 
symbol range will be 0, 1, 2 and 3), 
according to Table (3). The length of its 
output symbol is half than the length of the 
inputs bits. After applying SM entity, 
another process named SM2 is applied 
where each symbol is mapped to real and 
imaginary, as shown in Figure (8), 
according to Table (4).  
 
• Simulation Results of the Transmitter 
Section: 
The simulation results using 
ModelSim Altera 6.1g of SM and SM2 is 
shown in Figure (9). Notice that, the 
output signals become active only when 
rst (reset) signal is ‘0’, this fact is true for 
each part of the whole system. Getg is a 
sub function called by the ISLT and SLT 
transformers. Its input is only i which is an 
integer number like 1, 2, 3… etc., and its 
return values are a0, a1, b0, b1, a0r, a1r, 
b0r and b1r for each transform. Each of 
these previous values is of real form.  
Figure (10) presents the direction of 
input and output of Getg function with 
ISLT and SLT transform. The last task in 
the SLT-OFDM modulator is the ISLT 
(inverse Slantlet transform). Two inputs 
have been entered to isltsaf component 
which are real input and imaginary input, 
each of it is the output of the ZEPD, in 
addition to clk0 and rst inputs. Each output 
is of real type; therefore, the ISLT 
coefficients are scaled by 104 to overcome 
the synthesis problem (since real type is 
not synthesis).   A   comparison    is   made  
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Figure 8: Signal mapping entities process. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 9: signal mapping entities input/output simulation waveforms. 
 
Table 3: 4QAM Symbol.  
Bit1 Bit2 Symbol 
0 0 0 
0 1 1 
1 0 2 
1 1 3 
Table 4: Signal mapping values. 
Symbol Real Imaginary 
0 -1 1 
1 -1 -1 
2 1 1 
3 1 -1 
Clock Reset 
I/P to SM 
data_valid 
Real  
Imag. 
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Figure 10: Getg function process. 
 
 
 
 
 
 
 
between Matlab code and VHDL code as 
illustrated in Table (5). The input vector is 
{0,1,1,0}, the real values are rounded in 
VHDL to three digits while in Matlab is 
rounded to four digits after the decimal 
point. Notice that, the length of the ISLT 
input is of power 2. The simulation using 
ModelSim Altera 6.1g of isltsaf 
component is shown in Figure (11). 
 
• The Receiver Section: 
The same process done in the 
transmitter section has been done in the 
receiver section but in reverse order, as 
shown in Figure (12). The FPGA 
implementation of the receiver is carried 
out using three major blocks (entities) 
namely: S2PR1, safrec and serial 
_converter. Figure (13) shows the top-
level design file and pins assignment after 
successful compilation for the receiver.  
Pins assignments are made in the 
same approach of the transmitter. S2 
switch push bottom is used as a (rst) 
signal. The output is displayed using three 
LEDs from the FPGA. The speed of the 
design should be checked when it is 
implemented on Cyclone III device, the 
timing analysis report,  the maximum 
register clock is 79.03 MHZ, then clk1 = 
50 MHz is chosen to be used for the timing 
simulation. 
The safrec block contains seven sub 
blocks namely: S2PR2, S2PR3 Sltsaf, 
DZEPD, DePCC, DSM and DSM2. The 
first two blocks belong to the serial to 
parallel converter. The third and fourth 
blocks belong to the OFDM demodulator 
while the last two blocks belong to signal 
demapping stage. 
Table 5: Matlab and VHDL codes for ISLT. 
xi Input Matlab o/p VHDL o/p 
x1 0 0.1592 1592 
x2 1 1.0515 1051 
x3 1 -0.3444 -3444 
x4 0 -0.8663 -8663 
i i 
SLT 
Getg 
ISLT a0, a1, b0, b1, a0r, a1r, b0r ,b1r 
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Figure 11: Simulation of isltsaf 
 
Figure 12: The receiver process. 
 
The first task of the SLT-OFDM 
demodulator is the SLT (Slantlet 
transform), where two inputs sequence 
each of  eight integers and the outputs are 
also of the same length and of integer type. 
Figure (14) show the schematic diagram of 
Sltsaf file and the simulation waveforms 
for one input vector. The next task has 
been done in DZEPD which removes the 
zero elements, as   an   example  the  input  
is of  length 4, while the outputs are of 
length 2 elements for each sequence. 
• Simulation Results of the Receiver 
Section:  
Figure (15) illustrates the 
simulation waveforms of DZEPD using 
ModelSim Altera 6.1g. The output of the 
DePCC is half the input size. The 
simulation waveforms are illustrated in 
Figure (16). DSM and DSM2 provide a 
specific outputs depending on whether 
both real or imaginary inputs are positive 
or negative, this done using DSM, and 
then convert each symbol to binary in 
parallel form.  
I/P  
O/P 
ISLT to 
each I/P 
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Figure 13: The receiver top-level design 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 14: The simulation waveforms of Sltsaf 
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SLT 
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Figure 15: The simulation waveforms of Dzremoving. 
 
 
Figure 16: The simulation waveforms of DePCC. 
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Figures (17) shows the simulation 
waveforms of DSM and DSM2 blocks. 
Decimal values are converted to binary 
form to obtain the desired received 
information in DSM2. Finally, 
serial_converter is applied to convert the 
parallel data obtained from DSM2 to serial 
form which represents the transmitted data. 
Figure (18) shows the simulation 
waveforms of serial_converter. 
    Finally, it is worth noted from 
synthesis process to the design system that 
the operating frequency, when it is 
implemented on Cyclon III device was 
71.96 MHz, using input clock of 50 MHz 
for the timing simulation. The total logic 
elements (LEs) used were 772, the total 
registers were 485, while the total pins 
were 25. 
 
 
 
 
 
 
 
 
 
 
 
Figure 17: The simulation waveforms of DSM and DSM2. 
 
Figure 18: The simulation waveforms of serial_converter. 
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CONCLUSIONS 
A baseband OFDM was 
successfully developed using Altera 
Cyclone III EP3C120F780C7 FPGA 
development board. During the 
implementation stage, the operation of 
ISLT was tested using Matlab package. 
The hardware simulation results show that 
ISLT/SLT module is working correctly as 
obtained using Matlab simulations give 
slight difference from Matlab computation. 
The different was only that the result of the 
ISLT/SLT computation was in decimal 
notation while Matlab provided them in 
floating point notation. Matlab results 
were multiply by 104 such that it can be 
equally compared with the ISLT/SLT 
computations using VHDL. Synthesis 
results show that the implemented system 
could support the real time operation of 
OFDM system with on-chip basis.   
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